

## CLAIMS

1. A clock synchronization circuit adapted to receive an input clock signal and adapted to receive current data signals and future data signals, the clock synchronization circuit operable to generate a phase shifted clock signal in response to the  
 5 input clock signal with the phase shifted clock signal having a phase shift relative to the input clock signal that is a function of the current and future data signals.

2. The clock synchronization circuit of claim 1 wherein the clock synchronization circuit is operable to add a first phase shift increment to the phase shifted clock signal for each pair of current and future data signals having the same logic state, and  
 10 is operable to add a second phase shift increment to the phase shifted clock signal for each pair of current and future data signals having complementary logic states.

3. The clock synchronization circuit of claim 2 wherein the first phase shift increment is greater than the second phase shift increment.

4. The clock synchronization circuit of claim 1 wherein the phase shift  
 15 of the delayed clock signal comprises a phase shift having a value that is a function of the logic states of the current and future data signals.

5. The clock synchronization circuit of claim 1 comprising:  
 a logic circuit coupled to receive the read data and output data signals, and operable to develop a plurality of phase shift control signals in response to the  
 20 read data and output data signals; and

a phase shift circuit adapted to receive the input clock signal and coupled to the logic circuit to receive the phase shift control signals, and operable to

10054433-011702

generate the phase shifted clock signal responsive to the input clock signal, the phase shifted clock signal having a delay determined by the phase shift control signals.

6. The clock synchronization circuit of claim 5 wherein the logic circuit comprises a plurality of XNOR gates, each XNOR gate receiving a respective read data signal and the corresponding output data signal and developing a corresponding phase shift control signal responsive to the read data and output data signals.

7. The clock synchronization circuit of claim 5 wherein the phase shift circuit comprises:

10 a plurality of switching circuits coupled to an output node, each switching circuit coupled to the logic circuit to receive a respective one of the phase shift control signals and operable responsive to the phase shift control signal having a first state to couple a first phase shift element to the output node and operable responsive to the phase shift control signal having a second state to couple a second phase shift element to the output node;

15 an input circuit having an input adapted to receive the input clock signal and having an output coupled to the output node, and being operable to develop a charging signal on the output node responsive to the input clock signal, the charging signal having a delay in reaching a threshold value that is determined by the first and second delay elements coupled to the output node; and

20 an output circuit coupled to the output node and operable to develop the phase shifted clock signal responsive to the charging signal reaching the threshold value.

8. The clock synchronization circuit of claim 7 wherein the input and output circuits each comprise an inverter.

9. The clock synchronization circuit of claim 7 wherein each first phase shift element comprises a first capacitor having a first capacitance and each second phase shift element comprises a second capacitor having a second capacitance, the first capacitance being greater than the second capacitance.

5 10. The clock synchronization circuit of claim 9 wherein each switching circuit comprises a first transistor coupled in series with the corresponding first capacitor between the output node and a reference voltage source, and further comprises a second transistor coupled in series with the corresponding second capacitor between the output node and the reference voltage source, each transistor having a control terminal coupled to  
10 receive the corresponding delay control signal.

11. The clock synchronization circuit of claim 10 wherein the first transistor comprises an NMOS transistor and the second transistor comprises a PMOS transistor.

12. The clock synchronization circuit of claim 5 wherein the phase shift  
15 circuit comprises:

an input circuit adapted to receive the input clock signal and being operable to develop an output signal on an output responsive to the input clock signal;

an output circuit having an input coupled to a charging node and being operable to develop the phase shifted clock signal responsive to a charging signal on  
20 the charging node reaching a threshold value; and

a plurality of switching circuits coupled in series between the output of the input circuit and the charging node; each switching circuit coupled to the logic circuit to receive a respective one of the phase shift control signals and operable responsive to the phase shift control signal having a first state to provide a first phase shift element and  
25 operable responsive to the phase shift control signal having a second state to provide a

second phase shift element, the combination of first and second phase shift elements coupled in series controlling a rate at which the charging signal reaches the threshold value.

13. The clock synchronization circuit of claim 12 wherein the input and output circuits each comprise an inverter.

5 14. The clock synchronization circuit of claim 12 wherein each first phase shift element comprises a resistor and each second phase shift element comprises a transistor having signal terminals coupled in parallel with the corresponding resistor and having a control terminal coupled to receive the corresponding phase shift control signal.

10 15. The clock synchronization circuit of claim 14 wherein each transistor comprises a NMOS transistor.

16. The clock synchronization circuit of claim 5 wherein the delay circuit comprises:

15 an input circuit adapted to receive the input clock signal and including a supply node, the input circuit operable to develop the phase shifted clock signal responsive to the input clock signal, the phase shift of the phase shifted clock signal being a function of a supply current provided to the supply node; and

20 a plurality of switching circuits coupled in parallel between a supply voltage source and the supply node, each switching circuit coupled to the logic circuit to receive a respective one of the phase shift control signals and operable responsive to the phase shift control signal having a first state to provide a first current to the supply node and operable responsive to the phase shift control signal having a second state to provide a second current to the supply node, the combination of first and second currents from the plurality of switching circuits controlling the supply current provided to the supply node.

17. The clock synchronization circuit of claim 16 wherein each switching circuit comprises a transistor having signal terminals coupled between the supply voltage source and the supply node, and having a control terminal coupled to receive the corresponding delay control signal.

5 18. The clock synchronization circuit of claim 17 wherein each transistor comprises a PMOS transistor.

10 19. The clock synchronization circuit of claim 16 wherein the input circuit comprises a first inverter coupled to receive the input clock signal and including the supply node, and a second inverter coupled in series with the first inverter and operable to develop the delayed clock signal responsive to an output signal from first inverter.

20. The CSC of claim 1 wherein the phase shift of the phase shifted clock signal comprises a delay relative to the input clock signal.

21. A data output circuit, comprising:  
 a plurality of data drivers, each data driver adapted to receive a read  
 15 data signal and being operable to store the read data signal in response to a phase shifted clock signal and output the stored read data signal as an output data signal; and  
 a clock synchronization circuit adapted to receive an input clock  
 signal and adapted to receive the read data signals, and coupled to the data drivers, the  
 clock synchronization circuit operable to generate a phase shifted clock signal in response  
 20 to the input clock signal and apply the phase shifted clock signal to clock the read data  
 signals out of the data drivers as the output data signals, the phase shifted clock signal  
 having a phase shift relative to the input clock signal that is a function of the read data and  
 output data signals.

22. The data output circuit of claim 21 wherein the clock synchronization circuit is operable to add a first phase shift increment to the phase shift of the phase shifted clock signal for each read data signal and corresponding output data signal having the same logic state, and is operable to add a second phase shift increment to the  
 5 phase shift of the phase shifted clock signal for each read data signal and corresponding output data signal having complementary logic states.

23. The data output circuit of claim 22 wherein the first phase shift increment is greater than the second phase shift increment.

24. The data output circuit of claim 21 wherein the phase shift of the  
 10 phase shifted clock signal comprises a phase shift having a value that is a function of the logic states of the read data and output data signals.

25. A data output circuit, comprising:  
 a plurality of data drivers, each data driver adapted to receive a read data signal and being operable to store the read data signal in response to a phase shifted  
 15 clock signal and output the stored read data signal as an output data signal;  
 a logic circuit coupled to receive the read data and output data signals, and operable to develop a plurality of phase shift control signals in response to the read data and output data signals; and  
 a phase shift circuit adapted to receive the input clock signal and  
 20 coupled to the logic circuit to receive the phase shift control signals, and operable to generate the phase shifted clock signal responsive to the input clock signal, the phase shifted clock signal having a phase shift determined by the phase shift control signals.

26. The data output circuit of claim 25 wherein the logic circuit comprises a plurality of XNOR gates, each XNOR gate receiving a respective read data signal and the corresponding output data signal and developing a corresponding phase shift control signal responsive to the read data and output data signals.

5 27. The data output circuit of claim 25 wherein the phase shift circuit comprises:

a plurality of switching circuits coupled to an output node, each switching circuit coupled to the logic circuit to receive a respective one of the phase shift control signals and operable responsive to the phase shift control signal having a first state to couple a first delay element to the output node and operable responsive to the phase shift control signal having a second state to couple a second delay element to the output node;

10 an input circuit having an input adapted to receive the input clock signal and having an output coupled to the output node, and being operable to develop a charging signal on the output node responsive to the input clock signal, the charging signal having a delay in reaching a threshold value that is determined by the first and second delay elements coupled to the output node; and

15 an output circuit coupled to the output node and operable to develop the delayed clock signal responsive to the charging signal reaching the threshold value.

28. The data output circuit of claim 27 wherein the input and output circuits each comprise an inverter.

29. The data output circuit of claim 27 wherein each first delay element comprises a first capacitor having a first capacitance and each second delay element comprises a second capacitor having a second capacitance, the first capacitance being greater than the second capacitance.

30. The data output circuit of claim 29 wherein each switching circuit comprises a first transistor coupled in series with the corresponding first capacitor between the output node and a reference voltage source, and further comprises a second transistor coupled in series with the corresponding second capacitor between the output node and the reference voltage source, each transistor having a control terminal coupled to receive the corresponding delay control signal.

31. The data output circuit of claim 30 wherein the first transistor comprises an NMOS transistor and the second transistor comprises a PMOS transistor.

32. The data output circuit of claim 25 wherein the phase shift circuit comprises:

an input circuit adapted to receive the input clock signal and being operable to develop an output signal on an output responsive to the input clock signal;

an output circuit having an input coupled to a charging node and being operable to develop the phase shifted clock signal responsive to a charging signal on the charging node reaching a threshold value; and

a plurality of switching circuits coupled in series between the output of the input circuit and the charging node; each switching circuit coupled to the logic circuit to receive a respective one of the phase shift control signals and operable responsive to the phase shift control signal having a first state to provide a first delay element and operable responsive to the phase shift control signal having a second state to provide a second delay element, the combination of first and second delay elements coupled in series controlling a rate at which the charging signal reaches the threshold value.

33. The data output circuit of claim 32 wherein the input and output circuits each comprise an inverter.



34. The data output circuit of claim 32 wherein each first delay element comprises a resistor and each second delay element comprises a transistor having signal terminals coupled in parallel with the corresponding resistor and having a control terminal coupled to receive the corresponding phase shift control signal.

5 35. The data output circuit of claim 34 wherein each transistor comprises a NMOS transistor.

36. The data output circuit of claim 25 wherein the phase shift circuit comprises:

an input circuit adapted to receive the input clock signal and  
10 including a ground node, the input circuit operable to develop the phase shifted clock signal responsive to the input clock signal, the phase shift of the phase shifted clock signal being a function of a supply current provided to the supply node; and

a plurality of switching circuits coupled in parallel between a ground  
15 voltage source and the ground node, each switching circuit coupled to the logic circuit to receive a respective one of the phase shift control signals and operable responsive to the phase shift control signal having a first state to provide a first current to the supply node and operable responsive to the phase shift control signal having a second state to provide a second current to the ground node, the combination of first and second currents from the plurality of switching circuits controlling the sink current provided to the ground node.

20 37. The data output circuit of claim 36 wherein each switching circuit comprises a transistor having signal terminals coupled between the ground voltage source and the ground node, and having a control terminal coupled to receive the corresponding phase shift control signal, and one switching circuit comprises a transistor having signal terminals coupled between the ground voltage source and the ground node and having a  
25 control terminal adapted to receive a bias voltage.

38. The data output circuit of claim 37 wherein each transistor comprises a NMOS transistor.

39. The data output circuit of claim 36 wherein the input circuit comprises a first inverter coupled to receive the input clock signal and including the ground node, and a second inverter coupled in series with the first inverter and operable to develop the delayed clock signal responsive to an output signal from first inverter.

40. A memory device, comprising:  
 an address bus;  
 a control bus;  
 a data bus;  
 an address decoder coupled to the address bus;  
 a read/write circuit coupled to the data bus;  
 a control circuit coupled to the control bus;  
 a memory-cell array coupled to the address decoder, control circuit,  
 and read/write circuit; and

a clock synchronization circuit adapted to receive an input clock and coupled to the read/write circuit to receive current data signals and future data signals, the clock synchronization circuit operable to generate a phase shifted clock signal in response to the input clock signal with the phase shifted clock signal having a phase shift relative to the input clock signal that is a function of the current and future data signals, the phase shifted clock signal being applied to data drivers in the read/write circuit to clock data onto the data bus.

41. The memory device of claim 40 wherein the memory device comprises a DDR SDRAM.

42. A computer system, comprising:
- a data input device;
  - a data output device;
  - a processor coupled to the data input and output devices; and
  - a memory device coupled to the processor, the memory device comprising,
    - an address bus;
    - a control bus;
    - a data bus;
    - an address decoder coupled to the address bus;
    - a read/write circuit coupled to the data bus;
    - a control circuit coupled to the control bus;
    - a memory-cell array coupled to the address decoder, control circuit, and read/write circuit; and
    - a clock synchronization circuit adapted to receive an input clock and coupled to the read/write circuit to receive current data signals and future data signals, the clock synchronization circuit operable to generate a phase shifted clock signal in response to the input clock signal with the phase shifted clock signal having a phase shift relative to the input clock signal that is a function of the current and future data signals, the phase shifted clock signal being applied to data drivers in the read/write circuit to clock data onto the data bus.

43. The computer system of claim 42 wherein the memory device comprises a DDR SDRAM.

44. A method of providing data signals out of an integrated circuit in synchronism with a clock signal applied to the integrated circuit, the method comprising:
- detecting a first logic state of each data signal;

detecting a second logic state of each data signal;  
 determining an output delay from the detected first and second logic  
 states; and

5     adjusting a delay interval relative to a transition of the clock signal;  
 and

outputting the data signals having the second logic state from the  
 integrated circuit in response to the adjusted delay interval.

10     45.     The method of claim 44 wherein the first logic state of each data  
 signal comprises a current logic state and wherein the second logic state of each data signal  
 comprises an upcoming logic state of the data signal.

15     46.     The method of claim 44 wherein determining an output delay from  
 the detected first and second logic states comprises adding a first delay increment to the  
 output delay for each pair of detected first and second logic states of each data signal where  
 the detected first and second logic states are equal, and adding a second delay increment to  
 the output delay for each pair of detected first and second logic states of each data signal  
 where the detected first and second logic states are unequal.

47.     The method of claim 46 wherein the first delay increment is greater  
 than the second delay increment.

20     48.     A method of delaying data signals relative to a clock signal,  
 comprising:

detecting a current logic state of each data signal;  
 detecting a future logic state of each data signal;  
 determining an output delay having a value that is a function of the  
 detected first and second logic states for each data signal; and

delaying the data signals having the future logic state by the determined output delay relative to the clock signal.

49. The method of claim 48 wherein determining an output delay comprises adding a first delay increment to the output delay for each pair of current and future logic states of each data signal where the detected current and future logic states are equal, and adding a second delay increment to the output delay for each pair of current and future logic states of each data signal where the detected current and future logic states are unequal.

50. The method of claim 49 wherein the first delay increment is greater than the second delay increment.

51. A method of providing data signals out of an integrated circuit, the method comprising:

detecting current and future logic states for each data signal, each data signal having the current logic state having a phase shift relative to a clock signal;

adjusting the value of the phase shift in response to the detected current and future logic states; and

outputting the future logic state for each data signal, with each data signal having the future logic state being phase shifted by the adjusted value of the phase shift.

52. The method of claim 51 wherein adjusting the value of the phase shift in response to the detected current and future logic states comprises adjusting the value of the phase shift as a function of the number of data signals for which the values of the current and future logic states are equal and adjusting the value of the phase shift as a

function of the number of data signals for which the current and future logic states are unequal.

53. The method of claim 52 wherein adjusting the value of the phase shift as a function of the number of data signals for which the values of the current and future logic states are unequal comprises decreasing a delay for each data signal for which the values of the current and future logic states are unequal.

54. The method of claim 53 wherein adjusting the value of the phase shift as a function of the number of data signals for which the values of the current and future logic states are equal comprises increasing a delay for each data signal for which the values of the current and future logic states are equal.

55. The method of claim 52 wherein adjusting the value of the phase shift as function of the number of data signals for which the values of the current and future logic states are unequal comprises adding a first delay increment to the phase shift for each such data signal, and wherein adjusting the value of the phase shift as function of the number of data signals for which the values of the current and future logic states are equal comprises adding a second delay increment to the phase shift for each such data signal.

56. The method of claim 55 wherein the first delay increment is less than the second delay increment.

57. A method of providing data signals out of an integrated circuit in synchronism with a clock signal applied to the integrated circuit, the method comprising:  
 detecting a first logic state of each data signal;  
 detecting a second logic state of each data signal;

determining a respective output delay for each data signal from the corresponding detected first and second logic states; and

for each data signal, outputting the data signal having the second logic state from the integrated circuit.

5           58.    The method of claim 57 wherein the first logic state of each data signal comprises a current logic state and wherein the second logic state of each data signal comprises an upcoming logic state of the data signal.

          59.    The method of claim 57 wherein determining an output delay from the detected first and second logic states comprises:

10                   for each data signal,  
                          defining a group of data signals associated with the data signal;  
                          comparing the current and future logic states of the data signals in the group;  
15                   adjusting the output delay of the data signal as a function of the current and future logic states of the data signals in the group.

          60.    The method of claim 59 wherein each group of data signals includes three data signals.

20           61.    The method of claim 60 wherein adjusting the output delay of the data signal as a function of the current and future logic states of the data signals in the group comprises adjusting the output delay to a first value when the current and future logic states of all data signals in the group are equal, adjusting the output delay to a second value when the current and future logic states of one data signal in the group is changing, adjusting the output delay to a third value when the current and future logic states of two

data signals in the group are changing, and adjusting the output delay to a fourth value when the current and future logic states of three data signals in the group are changing.

62. The method of claim 61 wherein the first value is greater than the second value which is greater than the third value which is greater than the fourth value.

5 63. A method of delaying data signals relative to a clock signal, comprising:

detecting a future logic state of each data signal;

defining a group of data signals associated with each data signal;

comparing the current and future logic states of the data signals in

10 the group;

determining an output delay for each data signal, the output delay having a value that is a function of the detected first and second logic states of the data signals in the associated group; and

15 delaying each data signal having the future logic state by the determined output delay relative to the clock signal.

64. The method of claim 63 wherein each group comprises data signals being output physically adjacent the data signal.

65. The method of claim 63 wherein each group comprises data signals sharing a common voltage supply source.

20 66. A data output circuit, comprising:  
a plurality of data drivers, each data driver adapted to receive a read data signal and being operable to store the read data signal in response to a phase shift clock signal and output the stored read data signal as an output data signal; and



a clock synchronization circuit adapted to receive an input clock signal and adapted to receive the read data signals, and coupled to the data drivers, the clock synchronization circuit operable to generate a plurality of phase shifted clock signals in response to the input clock signal, each phase shifted clock signal being applied to a corresponding data driver to clock the corresponding read data signal out of the data driver as the corresponding output data signal, and each phase shifted clock signal having a respective phase shift relative to the input clock signal that is a function of the other read data and output data signals.

67. The data output circuit of claim 66 wherein the clock synchronization circuit is operable to delay each delayed clock signal as a function of the logic states of the other read data and output data signals.

68. The data output circuit of claim 67 wherein clock synchronization circuit delays each delayed clock signal as a function of the logic states of three read data and output data signals.

69. A clock synchronization circuit adapted to receive an input clock signal and adapted to receive current data signals and future data signals, the clock synchronization circuit operable to generate a plurality of phase shifted clock signals in response to the input clock signal, each phase shifted clock signal having a phase shift relative to the input clock signal that is a function of a group of the other current and future data signals.

70. The clock synchronization circuit of claim 69 wherein each group comprises four current and future data signals.

71. A memory device, comprising:

an address bus;

a control bus;

a data bus;

5 an address decoder coupled to the address bus;

a read/write circuit coupled to the data bus;

a control circuit coupled to the control bus;

a memory-cell array coupled to the address decoder, control circuit,  
and read/write circuit; and

10 a clock synchronization circuit adapted to receive an input clock  
signal and coupled to the read/write circuit to receive current data signals and future data  
signals, the clock synchronization circuit operable to generate a plurality of phase shifted  
clock signals in response to the input clock signal, each phase shifted clock signal having a  
phase shift relative to the input clock signal that is a function of a group of the other current  
15 and future data signals, with each phase shifted clock signal being applied to a  
corresponding data driver in the read/write circuit to clock a corresponding data signal onto  
the data bus.

72. The memory device of claim 71 wherein the memory device  
comprises a DDR SDRAM.

20 73. A computer system, comprising:

a data input device;

a data output device;

a processor coupled to the data input and output devices; and

a memory device coupled to the processor, the memory device

25 comprising,

an address bus;

a control bus;

a data bus;

an address decoder coupled to the address bus;

a read/write circuit coupled to the data bus;

5

a control circuit coupled to the control bus;

a memory-cell array coupled to the address decoder, control circuit, and read/write circuit; and

10 a clock synchronization circuit adapted to receive an input clock signal and coupled to the read/write circuit to receive current data signals and future data signals, the clock synchronization circuit operable to generate a plurality of phase shifted clock signals in response to the input clock signal, each phase shifted clock signal having a phase shift relative to the input clock signal that is a function of a group of the other current and future data signals, with each phase shifted clock signal being applied to a corresponding data driver in the read/write circuit to clock a corresponding data signal onto  
15 the data bus.

74. The computer system of claim 73 wherein the memory device comprises a DDR SDRAM.